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Abstract. The analysis of worst-case execution times has become manda-
tory in the design of hard real-time systems: it is absolutely necessary to
know an upper bound of the execution time of each task to determine
a task schedule that insures that deadlines will all be met. The OTAWA
toolbox presented in this paper has been designed to host algorithms
resulting from research in the domain of WCET analysis so that they
can be combined to compute tight WCET estimates. It features an ab-
straction layer that decouples the analyses from the target hardware and
from the instruction set architecture, as well as a set of functionalities
that facilitate the implementation of new approaches.
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1 Introduction
In hard real-time systems, critical tasks must meet strict deadlines. Missing one
such deadline may have dramatic consequences, either in terms of human lives
or economical and environmental issues. To avoid this, special attention is paid
on determining a safe schedule for tasks.
Real-time task scheduling has been and is still a hot research topic, but it re-
lies on the knowledge of the Worst-Case Execution Time (WCET) of the critical
tasks. While this time is generally considered as known, the techniques required
to compute it are not straightforward and cannot always support complex target
architectures. As a result, research on WCET analysis is also very active.
The general approach to WCET analysis includes three steps: (a) flow anal-
ysis mainly consists in identifying (in)feasible paths and bounding loops; (b)
low-level analysis aims at determining the global effects of the target architec-
ture on execution times and at deriving the worst-case execution times of code
snippets; (c) finally, the results of the flow and low-level analyses are combined
to derive the overall WCET. For each of these three steps, several techniques
have been investigated in the literature. Besides, several tools have been devel-
oped to implement these results. Most of them are still research prototypes but
a few are now commercialized.
The design of the OTAWA toolbox presented in this paper started in 2004, at
a time where very few tools were publicly available. Our main motivation was
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to provide an open framework that could be used by researchers to implement
their analyses and to combine them to already implemented ones. The expected
characteristics of this framework were versatility (ability to support various tar-
get hardware configurations as well as various instruction sets) and modularity
(support to facilitate the implementation of new analyses). OTAWA is not a tool
but a toolbox : this means that it comes as a C++ library that can be used to de-
velop WCET analysis tools. However, it includes a number of algorithms which
make this task really easy (example tools are distributed with the library).
The paper is organized as follows. Section 2 reviews the state of the art on
WCET analysis and gives a short overview of existing tools. The OTAWA toolbox
is presented in Section 3 and Section 4 illustrates its capacities through a short
report of how it has been used in several projects. Concluding remarks are given
in Section 5.
2 Worst-Case Execution Time Analysis
2.1 Different approaches to WCET analysis
The execution time of a program on a given processor depends on the input
data and on the initial state of the hardware (mainly on the contents of the
memories). To evaluate its worst-case execution time (WCET), it is necessary
to consider all the possible input values and all the possible initial hardware
states. In most of the cases, this is not feasible: (a) determining input data sets
that cover all the possible execution paths is hard, especially with floating point
inputs1; (b) even if this was possible, the number of paths to explore would be
too large and the time required to measure all of them would be prohibitive; (c)
it is not always possible to initialize the hardware state prior to measurements
so as to investigate all the possible states. Because it is not feasible to measure
all the possible paths considering all the possible initial hardware states, it is
now commonly admitted that WCET analysis must break down the execution
paths into code snippets (generally basic blocks) so that time measurement or
estimation is done on these units and the overall WCET is computed from the
unit times.
One way to classify approaches to WCET analysis is to consider the way
they determine the worst-case execution time of code snippets. Some of them
are based on measurements performed preferably on the real target hardware,
but possibly on a simulator [4] while other ones use a model of the hardware to
compute these times [16][19][27].
Another approach is to focus on the way the unit times are combined to derive
the complete WCET of the task. Some approaches need the program under anal-
ysis to be expressed in the form of an Abstract Syntax Tree (AST) [20][10] and
compute the WCET using analytical formulae related to the algorithmic-level
statements found in the code. These approaches do not fit well with codes that
1 An exception is the case of programs written under the single-path programming
paradigm [24] but this still remains marginal.
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have been optimized at compile time. Other solutions consider the Control Flow
Graph (CFG) built from the object code and use path-based calculation [15]
or formulate the search of the longest execution path as an Integer Linear Pro-
gram [18].
Besides to these contributions that are at the root of research on WCET
analysis, a lot of work has been done to design algorithms able to derive execution
times of basic blocks considering various and more and more complex hardware
features. These solutions will be shortly reviewed below.
2.2 Analysis of the behavior of hardware mechanisms
WCET estimates are expected to be safe since the determination of a schedule
of tasks that insures that hard deadlines will be met is based on them. So far,
no way to obtain guaranteed WCET upper bounds without getting into the
hardware architecture details has been found. Instead, existing methods compute
execution time with cycle-accuracy. As a result, a number of papers have been
published to show how to take into account the behavior of specific variants of
hardware mechanisms in WCET analysis. In addition, it is often required for
WCET estimates to be tight so as to avoid oversizing the hardware to insure
schedulability. For this reason, research work also focuses on reducing the WCET
overestimation.
Many hardware schemes now present in the processors used in embedded
systems are supported by WCET analysis techniques:
– the processor pipeline has been studied for many years from the first scalar
architectures [20] to superscalar configurations [21][30] and pipelines featur-
ing dynamic instruction scheduling [16][19][27];
– the analysability of cache memories has also been largely investigated. Sev-
eral techniques have been proposed to analyze the behavior of instructions
caches [1][15], data caches [29][28], and multi-level memory hierarchies [14];
– dynamic branch predictors have retained attention too [9][3][6];
– other mechanisms like the memory row buffer have been considered [5] to
model specific hardware.
A recent paper [31] reviews and compares the WCET tools that have been
designed by members of the ARTIST European Network of Excellence. Some of
them are research prototypes and other ones are commercial tools. Since most
of these tools were not publicly available or not mature enough at the time we
started research analysis (2004), designing our own software was a necessity.
However we always kept in mind the need of making it open so that it can host
any research result on WCET analysis.
3 The OTAWA toolbox
3.1 Objectives
Developments for the OTAWA toolbox started in 2004 with the objective of design-
ing a framework that could integrate various kinds of methods related to WCET
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analysis and support a large range of target architectures. Such a framework is
expected to:
– capitalize results of research on WCET estimation
– make it possible to compare two different techniques that address the same
problem (e.g. instruction cache analysis) though experiments carried out
under identical conditions
– support the investigation of new algorithms by allowing experiments that
combine them to state-of-the-art techniques. This avoids having to make
either overwhelmingly optimistic or pessimistic assumptions for features that
are out of the scope of the current work.
To achieve these goals, OTAWA exhibits two key features. First, both the target
hardware and the code under study are processed through an abstract layer:
this way, analyses are designed independently from the hardware and from the
instruction set and can then be used for any architecture. Second, the toolbox
provides all the facilities to implement new analyses with limited effort
The overall structure of the OTAWA toolset is shown in Figure 1. It includes
a number of components that provide two classes of facilities: some of them
maintain information about the application under analysis and about the target
hardware architecture, as detailed in Section 3.2; other ones manipulate and
enrich this information towards an estimation of the worst-case execution time
(see Section 3.3).
Fig. 1. Overview of the OTAWA framework
3.2 Abstract layers
As explained above, OTAWA is organized in independent layers that provide an
abstraction of the target hardware and associated Instruction Set Architecture
(ISA) as well as a representation of the binary (.elf) code under analysis.
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ISA support. This layer hides the details of the target ISA to the rest of the
toolset and provides a unique interface to retrieve the information needed for
the analyses related to WCET estimation. This way, most of the components
of the toolbox can be designed independently of the instruction set. The layer
features support for various ISAs implemented through a set of plugins. Available
plugins have been generated using our GLISS tool [25] that will be presented in
Section 3.4 and support the following ISAs: PowerPC, ARM, TriCore, HCS12,
Sparc.
Abstraction of the hardware architecture. Precise estimation of the worst-
case execution time of instruction sequences requires a detailed knowledge of
hardware parameters:
– processor: width and length of the pipeline, number of functional units and
their latencies, binding of instruction categories to the functional units, spec-
ification of the instruction queues (location, capacity)
– caches: capacity, line width, organization (number of sets, number of ways),
replacement policy, write policy, etc.
– memories: as part of the French MORE project, we have implemented sup-
port for various memory components (DRAM, scratchpad), each exhibiting
a specific access latencies and buffering policies.
Support for additional components or new architectural features can be added by
the developer with limited effort. From the user side, the hardware parameters
can be specified with an XML file. Since investigating formats that could describe
any kind of processor was out of the scope of our research, we decided to limit our
XML format to the minimum needed to specify standard architectures. Taking
into account real-life processors still requires specific developments by the user,
but this is made easy by the classes and functionalities available through the
OTAWA library.
Properties. One key facility in the OTAWA toolbox is the possibility of defining
properties that can be used to annotate any kind of object defined in the library
(e.g. an instruction) in a very convenient way.
These annotations are first used to build the CFG (or AST) representation of
the program. The set of instructions in the program is retrieved through the ISA
support layer, and a Control Flow Graph (CFG) can be built for each function.
It consists of basic blocks, i.e. sequences of instructions with single entry and
exit points, and of edges that express the possible flow from one basic block
to another one. In the case of indirect branch instructions (e.g. implementation
of a switch statement), it may happen that OTAWA requires help from the user
who must specify the possible branch targets so that appropriate edges can be
included in the CFG. The program under analysis is then represented within
OTAWA as a set of interconnected CFGs.
The properties are also useful to store the results produced by the different
analyses (e.g. the instruction cache analyzer annotates instructions to indicate
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whether they will hit or miss in the cache and the pipeline analyzer takes this
information into account to determine the instruction fetch latencies).
3.3 Analyses
As explained before, the determination of the WCET of a task involves a number
of analyses that must be performed in an appropriate order. In OTAWA, such
analyses are implemented as Code Processors: a code processor is a function
that uses available annotations and produces new annotations.
The distributed OTAWA library includes a set of analyses. Some are related to
flow analysis and produce information that are useful to other analyses. Exam-
ples in this category are a CFG builder, a CFG virtualizer that produces a virtual
CFG with the functions inlined (this allows call-contextual analyses) or a loop
analyzer that determines loop headers and dominance relationships which are
used e.g. by the instruction cache analysis. Other code processors provide facili-
ties to use state-of-the-art analysis techniques, like Abstract Interpretation [11].
Finally, a number of analyses compute data that can be combined to determine
the final WCET. They include the pass that generates the integer linear pro-
gram defined by the IPET method [18] but also several analyses that take into
account the features of the target hardware. At this state, OTAWA provides the
code processors needed to analyze:
– instruction caches: the approach is based on Abstract Interpretation and
is close to Ferdinand’s method [13]. However, our implementation includes
the improvements proposed in [2] to reduce complexity while performing an
accurate persistence analysis in the case of loop nests.
– pipelines: the method implemented in OTAWA to compute the worst-case exe-
cution times of basic blocks is original and has been presented in [27]. While
the aiT tool uses abstract interpretation to build the set of possible pro-
cessor states in input/output of each basic block, which is likely to be time
consuming, our method is based on execution graphs and involves an ana-
lytical calculus. This is similar to the approach used in the Chronos tool [19]
except for we consider a parametric view of the processor state at the en-
try of each basic block when they consider the worst-case processor state.
Experiments have shown that our algorithm provides more accurate results
with comparable computation times.
– dynamic branch predictors: we have developed an algorithm to take into ac-
count the behavior of a dynamic branch predictor [6]. It formulates the ques-
tion of determining whether a branch will be always/sometimes/never well
predicted as an integer linear program. However, experiments have shown
that the complexity of this program is significant.
Handling analyses dependencies. When considering the full process of com-
puting the WCET of a task, it appears that the involved analyses are inter-
dependent through a producer-consumer scheme: annotations produced by one
analysis are required by other passes. To respect these dependencies, the analyses
The OTAWA toolbox for WCET analysis 7
must be invoked in an appropriate order as illustrated on the example shown in
Figure 2. OTAWA provides a means to automatically handle dependencies: features
can be used to express the properties that are required or produced by a code
processor. For each defined feature, a default code processor must be specified: it
will be executed when the feature is required if it has still not been produced. As
a result, a simple WCET tool can be designed by only invoking a final WCET
computation code processor: default code processors will be automatically called
to generate the missing data.
Object code loader
Flow facts loader
CFG builder
Loop analyzer
Instruction cache analyzer
Basic block timing analyzer
Structural constraints builder (IPET)
Cache-related constraints builder (IPET)
WCET computation (call to ILP solver)
Fig. 2. An example scenario for WCET estimation
Display facilities. OTAWA provides facilities to dump out program represen-
tations and annotations produced by the different analysis. These outputs are
as useful to the WCET tool developer, as well as to the real-time application
developer. The former can use them to debug or to tune new analyses while
the latter can get a better understanding of the program behavior and locate
program regions that break the deadlines.
More recently, OTAWA has been integrated in the Eclipse programming en-
vironment. The OTAWA plugin allows benefiting from the Eclipse graphical user
interface to improve OTAWA use ergonomics and helps in achieving a better in-
tegration in the development cycle. The developer can seamlessly develop an
application, compile it and get the WCET of some program parts. From the
graphical program representation, time-faulty program regions can be also eas-
ily identified and fixed. Figures 3 and 4 show how the source code and the CFG
of the program under analysis can be displayed and colored to highlight the crit-
ical paths (the darker code regions are those that are responsible for the larger
part of the total WCET).
Cycle-level simulator. In addition to the WCET-related analyses, the OTAWA
toolbox also includes a code processor that builds and runs a cycle-level simu-
lator. This simulator is generated on top of the SystemC library and matches
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Fig. 3. Colored display of source code
the XML description of the target architecture. It makes it possible to observe
the execution times related to given input values and then to get an empirical
insight into the range of WCET overestimation.
3.4 Complementary tools
In OTAWA, the abstraction of the Instruction Set Architecture is provided by a
loader module in charge of loading the object code of the application under study
and of building a representation of this code that is independent of the ISA. To
design these loader modules, we use instruction set simulators generated by our
GLISS tool from ISA specifications expressed in the SimNML language [25]. An
instruction set simulator is a library that provides functions to decode, disas-
semble and emulate instructions (emulation is performed on a logic state of the
memory and registers).
Another complementary tool is oRange that is used to determine flow facts
and more particularly loop bounds [12]. It works on the C source code of the
application and uses flow analysis and abstract interpretation techniques to de-
rive contextual loop bounds (a loop in a function can have different bounds
for different calls). Debug information inserted by the compiler in the object
code are used by OTAWA to assign source-level loop bounds to the correspond-
ing machine-level instructions. In the future, oRange will be integrated into the
OTAWA framework.
Finally, the integer linear programs generated as part of the IPETmethod [18]
are solved by invoking the lp solve tool [32].
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Fig. 4. Colored display of a CFG
4 Examples of use
The OTAWA toolbox has been involved in several projects. In this Section, we give
insight into how it has been successfully used to fulfill a variety of objectives.
The goals of the MasCotTE project2 were to investigate the possibility for
WCET analysis techniques to consider off-the-shelves processors with different
levels of complexity. The basic functionalities of OTAWA coupled to our GLISS tool
made it possible to model two processors used in automotive applications: the
Freescale 16-bit Star12X and the high-performance Freescale MPC5554. This
work has been reported in [8].
In the MERASA project3, the objective is to design a multicore proces-
sor able to execute mixed-critical workloads while offering timing predictabil-
ity to hard real-time tasks. Two approaches to WCET analysis are considered:
2 Maˆıtrise et Controˆle des Temps d’Exe´cution (Controlling Execution Times). This
research has been partially funded by the French National Research Agency (ANR)
3 Multi-Core Execution of Hard Real-Time Applications Supporting Analysability.
This research is partially funded by the European Community’s Seventh Framework
Programme under Grant Agreement No. 216415
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measurement-based techniques, with the RapiTime tool and static analysis, with
the OTAWA toolset. Abstractions of the MERASA multicore and support for the
TriCore ISA have been developed, as well as models for the specific components
of the architecture: dynamic instruction scratchpad [22], data scratchpad used
for stack data, predictable bus and memory controller [23]. In addition, OTAWA
has been used to analyze the WCET of a parallel 3D multigrid solver and used
as a pilot study for the project. The contribution of this work, reported in [26],
is in (a) the analysis of the synchronizations between parallel threads and, (b)
the tight evaluation of the synchronization-related waiting times, based on the
ability of OTAWA to analyze the WCET of specified partial execution paths.
The MORE project4 aims at providing a framework for the investigation of
code transformations used to improve several criteria like code size, energy con-
sumption or worst-case execution time. This framework is being designed using
the OTAWA toolbox and includes evaluation tools (for worst-case execution times
or energy consumption), transformation tools (emulators for code compression
and data placement in memories, a plugin to control GCC optimizations through
the GCC-ICI interface [17]) and an iterative transformation engine that explores
the transformation space to determine the best combination of transformations
with respect to the requirements. The original usage of OTAWA lies in the de-
sign of transformation emulators that use the annotation system. For example,
code compression is implemented the following way: profiling data is collected
using the cycle-level simulator available in OTAWA; the instructions that should be
compressed are determined; then each instruction is annotated with the address
where it would be found in the compressed code; finally, the WCET is analyzed
considering the addresses in the compressed code (the addresses are used for
the instruction cache analysis). This way, it is possible to estimate the impact
of compression algorithms without having to generate the real compressed code
neither the corresponding code loader for WCET analysis. Further details can
be found in [7].
5 Conclusion
Safe scheduling of critical tasks in hard real-time systems requires having knowl-
edge of their Worst-Case Execution Times. WCET analysis has been a research
topic for the last fifteen years, covering various domains from flow analysis (typ-
ically determining loop bounds and infeasible paths) to low-level analysis (com-
puting the execution times of basic blocks taking into account the architecture of
the target hardware). Several research groups have designed their own WCET
tool to support their research and all these tools are complementary but re-
dundant to a certain extent. It would probably be fruitful to promote their
interoperability and we believe that the OTAWA toolbox presented in this paper
exhibits interesting features for this purpose. First of all, it provides an abstract
4 Multi-criteriaOptimizations forReal-time Embedded systems. This research is par-
tially funded by the French National Research Agency (ANR) under Grant Agree-
ment ANR-06-ARFU-002
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interface to the program to be analyzed and to the target hardware, which make
it possible to develop platform-independent analyses. Second, it features a num-
ber of facilities that allow fast implementation of new analyses with a powerful
means to capitalize their results towards the final WCET computation. It also
provides an efficient mechanism to handle the dependencies between analyses.
OTAWA has been successfully used in several projects and has proved its flexibility
and openness, as well as the efficiency of its key features.
The OTAWA toolbox is available under the LGPL license from www.otawa.fr.
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